TrenchMOSTM transistor Standard level FET

PHB55N03T

GENERAL DESCRIPTION

N-channel enhancement mode standard level field-effect power transistor in a plastic envelope suitable for surface mounting using 'trench' technology. The device features very low on-state resistance and has integral zener diodes giving ESD protection up to 2kV. It is intended for use in DC-DC converters and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V _{DS} I _D Ptot T _j R _{DS(ON)}	Drain-source voltage Drain current (DC) Total power dissipation Junction temperature Drain-source on-state resistance V _{GS} = 10 V	30 55 103 175 18	V A W C mΩ


PINNING - SOT404

PIN	DESCRIPTION	
1	gate	
2	drain	
3	source	
mb	drain	

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	Drain-source voltage	-	-	30	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	30	l v
$\pm V_{GS}$	Gate-source voltage	-	-	20	V
I _D	Drain current (DC)	$T_{mb} = 25 ^{\circ}C$	-	55	A
I _D	Drain current (DC)	$T_{mb} = 100 ^{\circ}C$	-	38	A
1	Drain current (pulse peak value)	$T_{mb}^{mb} = 25 ^{\circ}C$	-	220	A
P _{tot}	Total power dissipation	$T_{mb}^{mb} = 25 ^{\circ}C$	-	103	W
T_{stq}^{iot} , T_{i}	Storage & operating temperature	-	- 55	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
R _{th j-mb}	Thermal resistance junction to mounting base	-	-	1.45	K/W
R _{th j-a}	Thermal resistance junction to ambient	minimum footprint, FR4 board	50	-	K/W

ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _C	Electrostatic discharge capacitor voltage, all pins	Human body model (100 pF, 1.5 k Ω)	-	2	kV

PHB55N03T

STATIC CHARACTERISTICS

T_i= 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	Drain-source breakdown	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA};$	30	-	-	V
	voltage	$T_i = -55^{\circ}C$	27	-	-	V
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_{D} = 1 \text{ mA}$	2.0	3.0	4.0	V
33(13)			1.0	-	-	V
		T _j = 175°C T _i = -55°C	-	-	4.4	
I _{DSS}	Zero gate voltage drain current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V};$	-	0.05	10	μΑ
		T _i = 175°C	-	-	500	μΑ
I _{GSS}	Gate source leakage current	$V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V}$	-	0.02	1	μA
	_	$T_i = 175^{\circ}C$	-	-	20	μA
$\pm V_{(BR)GSS}$	Gate source breakdown voltage	$I_G = \pm 1 \text{ mA};$	16	-	-	V
R _{DS(ON)}	Drain-source on-state	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A}$	-	15	18	mΩ
20(0.1)	resistance	$T_j = 175^{\circ}C$	-	-	33.5	$m\Omega$

DYNAMIC CHARACTERISTICS

T_{mb} = 25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}; I_{D} = 25 \text{ A}$	7	15	-	S
$\begin{matrix} Q_{g(tot)} \\ Q_{gs} \\ Q_{gd} \end{matrix}$	Total gate charge Gate-source charge Gate-drain (Miller) charge	$I_D = 55 \text{ A}; V_{DD} = 24 \text{ V}; V_{GS} = 10 \text{ V}$	- - -	29.5 4.5 14		nC nC nC
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	1000 390 180	1 1 1	pF pF pF
$egin{array}{c} t_{d\ on} \ t_r \ t_{d\ off} \ t_f \end{array}$	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	V_{DD} = 15 V; I_{D} = 25 A; V_{GS} = 10 V; R_{G} = 5 Ω Resistive load	- - -	15 22 30 18	20 35 45 25	ns ns ns ns
L _d L _d	Internal drain inductance Internal drain inductance Internal source inductance	Measured from tab to centre of die Measured from drain lead solder point to centre of die Measured from source lead solder point to source bond pad	- -	3.5 4.5 7.5	-	nH nH nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

T_i = 25°C unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current		-	-	55	Α
I _{DRM}	Pulsed reverse drain current		-	-	220	Α
V_{SD}	Diode forward voltage	$I_F = 25 \text{ A}; V_{GS} = 0 \text{ V}$ $I_F = 55 \text{ A}; V_{GS} = 0 \text{ V}$	-	0.95	1.2	V
		$I_F = 55 \text{ A}; V_{GS} = 0 \text{ V}$	-	1.0	-	
t _{rr}	Reverse recovery time	$I_{\rm F} = 55 \text{ A}$; $-dI_{\rm F}/dt = 100 \text{ A/}\mu\text{s}$;	-	70	-	ns
\ddot{Q}_{rr}	Reverse recovery charge	$V_{GS} = -10 \text{ V}; V_{R} = 25 \text{ V}$	-	0.1	-	μC


PHB55N03T


AVALANCHE LIMITING VALUE


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W _{DSS}		$I_D = 28 \text{ A}; V_{DD} \le 25 \text{ V}; \ V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega; T_{mb} = 25 \text{ °C}$	1	-	80	Э

PHB55N03T












Fig.5. Typical output characteristics, $T_j = 25$ °C. $I_D = f(V_{DS})$; parameter V_{GS}




Fig.3. Safe operating area. $T_{mb} = 25$ °C I_D & $I_{DM} = f(V_{DS})$; I_{DM} single pulse; parameter t_p








Fig.6. Typical on-state resistance, $T_j = 25$ °C. $R_{DS(ON)} = f(I_D)$; parameter V_{GS}


PHB55N03T













 $a = R_{DS(ON)}/R_{DS(ON)25} C = f(T_j); I_D = 25 A; V_{GS} = 10 V$



PHB55N03T









Fig. 14. Typical reverse diode current. $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_i






PHB55N03T

MECHANICAL DATA



MOUNTING INSTRUCTIONS



Notes

- 1. Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
- 2. Epoxy meets UL94 V0 at 1/8".

Philips Semiconductors Product specification

TrenchMOS™ transistor Standard level FET

PHB55N03T

DEFINITIONS

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			
Limiting values				

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of

this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 1997

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.